Claims

What is claimed is:

1. A compact static random access memory (SRAM) cell layout for implementing one-port or two-port operation comprising:

a plurality of field effect transistors (FETs); said plurality of FETs defining a storage cell and a pair of wordline FETs coupled to said storage cell; each of said plurality of FETs having a device structure extending in a single direction;

said device structure of each of said plurality of FETs including a diffusion layer, a polysilicon layer and first metal layer;

a local interconnect connecting said diffusion layer, said polysilicon layer and said first metal layer;

each of said pair of wordline FETs having a gate input connected to a wordline; said wordline including a single wordline for implementing one-port operation or two separate wordline connections for implementing two-port operation.

- 2. A compact static random access memory (SRAM) cell layout for implementing one-port or two-port operation as recited in claim 1 wherein each of said plurality of FETs having said device structure extending in said single direction include each of said plurality of FETs having a width extending in a first direction and length extending in a second direction; said first and second directions being offset by 90°.
- 3. A compact static random access memory (SRAM) cell layout for implementing one-port or two-port operation as recited in claim 1 wherein said plurality of FETs include a plurality of both N-channel field effect transistors (NFETs) and P-channel field effect transistors (PFETs).
- 4. A compact static random access memory (SRAM) cell layout for implementing one-port or two-port operation as recited in claim 3 wherein said storage cell includes a pair of inverters, each inverter formed by one PFET and one NFET connected between voltage supply rail and ground connections and having a common gate connection of said one PFET and one NFET connected to an output of said other one of said pair of inverters.

ROC920010207US1

- 5. A compact static random access memory (SRAM) cell layout for implementing one-port or two-port operation as recited in claim 4 wherein said voltage supply rail and ground connections includes said first metal layer.
 - 6. A compact static random access memory (SRAM) cell layout for implementing one-port or two-port operation as recited in claim 4 wherein said common gate connection of said one PFET and one NFET includes said polysilicon layer.
 - 7. A compact static random access memory (SRAM) cell layout for implementing one-port or two-port operation as recited in claim 1 wherein said local interconnect includes a metal local interconnect disposed on said diffusion and polysilicon layers for electrically connecting said diffusion and polysilicon layers and a metal contact extending between said metal local interconnect and said first level metal for electrically connecting said diffusion and polysilicon layers and said first level metal.
 - 8. A compact static random access memory (SRAM) cell layout for implementing one-port or two-port operation as recited in claim 1 wherein said local interconnect includes a metal contact disposed on said diffusion and polysilicon layers and extending to said first level metal for electrically connecting said diffusion and polysilicon layers and said first level metal.
 - 9. A compact static random access memory (SRAM) cell layout for implementing one-port or two-port operation as recited in claim 1 wherein said local interconnect includes a conduction layer disposed on a butted diffusion connection of diffusion-p type and diffusion-n type and a metal local interconnect disposed on said conduction layer.

10. A compact static random access memory (SRAM) cell layout for implementing one-port operation comprising:

a plurality of field effect transistors (FETs); said plurality of FETs defining a storage cell and a pair of wordline FETs coupled to said storage cell; each of said plurality of FETs having a device structure extending in a single direction;

said device structure of each of said plurality of FETs including a diffusion layer, a polysilicon layer and first metal layer;

a local interconnect connecting said diffusion layer, said polysilicon layer and said first metal layer;

each of said pair of wordline FETs having a gate input connected to a single wordline for implementing one-port operation.

- 11. A compact static random access memory (SRAM) cell layout for implementing one-port operation as recited in claim 10 wherein each of said plurality of FETs having said device structure extending in said single direction include a plurality of both N-channel field effect transistors (NFETs) and P-channel field effect transistors (PFETs) and each of said plurality of NFETs and PFETs having a width extending in a first direction and length extending in a second direction; said first and second directions being offset by 90°.
- 12. A compact static random access memory (SRAM) cell layout for implementing one-port operation as recited in claim 11 wherein said storage cell includes a pair of inverters, each inverter formed by one PFET and one NFET connected between voltage supply rail and ground connections and having a common gate connection of said one PFET and one NFET connected to an output of said other one of said pair of inverters.
- 13. A compact static random access memory (SRAM) cell layout for implementing one-port operation as recited in claim 10 wherein said local interconnect includes a metal local interconnect disposed on said diffusion and polysilicon layers for electrically connecting said diffusion and polysilicon layers and a metal contact extending between said metal local interconnect and said first level metal for electrically connecting said diffusion and polysilicon layers and said first level metal.

A compact static random access memory (SRAM) cell layout
for implementing one-port operation as recited in claim 10 wherein said local
interconnect includes a metal contact disposed on said diffusion and
polysilicon layers and extending to said first level metal for electrically
connecting said diffusion and polysilicon layers and said first level metal.

15. A compact static random access memory (SRAM) cell layout for implementing two-port operation comprising:

a plurality of field effect transistors (FETs); said plurality of FETs defining a storage cell and a pair of wordline FETs coupled to said storage cell; each of said plurality of FETs having a device structure extending in a single direction;

said device structure of each of said plurality of FETs including a diffusion layer, a polysilicon layer and first metal layer;

a local interconnect connecting said diffusion layer, said polysilicon layer and said first metal layer;

each of said pair of wordline FETs having a gate input connected to a respective wordline of two separate wordline connections for implementing two-port operation.

- 16. A compact static random access memory (SRAM) cell layout for implementing two-port operation as recited in claim 15 wherein said local interconnect includes a metal local interconnect disposed on said diffusion and polysilicon layers for electrically connecting said diffusion and polysilicon layers and a metal contact extending between said metal local interconnect and said first level metal for electrically connecting said diffusion and polysilicon layers and said first level metal.
- 17. A compact static random access memory (SRAM) cell layout for implementing two-port operation as recited in claim 15 wherein said local interconnect includes a metal contact disposed on said diffusion and polysilicon layers and extending to said first level metal for electrically connecting said diffusion and polysilicon layers and said first level metal.

- 18. A compact static random access memory (SRAM) cell layout for implementing two-port operation as recited in claim 15 wherein each of said plurality of FETs having said device structure extending in said single direction include a plurality of both N-channel field effect transistors (NFETs) and P-channel field effect transistors (PFETs) and each of said plurality of NFETs and PFETs having a width extending in a first direction and length extending in a second direction; said first and second directions being offset by 90°.
 - 19. A compact static random access memory (SRAM) cell layout for implementing two-port operation as recited in claim 18 wherein said storage cell includes a pair of inverters, each inverter formed by one PFET and one NFET connected between voltage supply rail and ground connections and having a common gate connection of said one PFET and one NFET connected to an output of said other one of said pair of inverters.